Abstract-A two-dimensional transient simulation of the gate lag phenomenon in GaAs MESFET's has been performed. Our results show that the charge exchanges in the population of the surface states at the ungated access region of FET's are responsible for this slow transient phenomenon. The measured "hole-trap-like'' DLTS signal is directly related to the re-emission of the holes, trapped during the filling pulse. Higher gate pulse can cause more serious lag phenomenon due to larger modulation of surface charge density. Devices with shorter N+-gate spacing and lower surface state densities are shown to have less gate lag effect.
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I. INTRODUCTION
T is well known that in GaAs MESFET's, a current lag I phenomenon often occurs when the FET is turned on by a sudden voltage pulse applied to the gate [I]- [3] . When the gate is forward pulsed from pinchoff, the drain current switches only partly on, and then gradually increases toward the steady state value. The time constant of the current lag ranges from 1 ns to several seconds, depending on pulse magnitude, device parameters (such as channel doping, gate recess depth and N+-gate spacing), passivation conditions, and so on. The percentage of the partially "on" current to the steady-state "on" current for a typical MESFET is in the range of 3040%. This phenomenon, the so-called "gate lag effecr" is a detrimental parasitic effect, which can seriously limit the performance of GaAs-based devices and integrated circuits. For example, gate lag affects digital circuits such as inverter chains by causing pulse narrowing [I], [4] . As the pulse passes through the inverter chain, it gets narrower and narrower and finally disappears, thus causing the chain not to function correctly. Dumas et al. [3] observed the occurrence of the gate-lag phenomenon on power FET's during aging and recommended performing gate lag measurement during FETs' reliability investigations.
Several methods have been proposed to alleviate the gate lag effect. Yeats et al. [ l ] used tight gate structures in their MESFET's and a moderate to high doping near the edges of the gate and observed a reduced gate lag effect. A special pre-passivation cleaning procedure followed by a special Manuscript received November 9, 1993 ; revised May 5 , 1994 . The review of this paper was arranged by Associate Editor J. Xu. This work was supported by the National Science Council under Contract NSC82-0404-E009-38 I.
S.-H. Lo is with the National Nano Device Laboratory, Hsinchu, Taiwan. suggested that the main contribution to the "hole-trap-like" spectrum in the conductance DLTS is not due to bulk hole traps located at the active channel-substrate interface but from a surface origin. They believe that the gate lag phenomenon arises from charge exchanges in the population of surface states in the ungated access regions of the device, resulting in timedependent modulation of the surface depletion layer in series with the gate depletion region.
Until now, all the reported works concerning this anomalous large-signal transient behavior have been based on experimental measurements [l] , [ 2 ] , [7] . There are still remaining questions needing to be explained and better understood. They include: roles in the gate lag phenomenon played by the deep traps existing at the channel-substrate interface and those high-density surface states existing in the ungated access region; anomalous "hole trap-like'' conductance DLTS spectrum. Whether it is from the re-injection, after the pulse, of free electrons into surface states, or from the re-emission of holes trapped during the pulse; dependence of negative surface charge density and the surface potential upon different gate voltages; time-dependent modulation of depletion region width of ungated access regions between the ohmic contacts and the gate edge, i.e., time-dependent RS and R D , during the gate lag process. this paper, the results from a fully two-dimensional numerical simulation for the gate lag phenomenon in GaAs MESFET's are presented. The questions listed above are OOl8-9383/Y4$04.00 0 1994 IEEE addressed. Devices with different surface state densities and N+-gate spacing are simulated and compared.
DEVICE STRUCTURES AND PHYSICAL MODELS

A. Device Structures
The two GaAs MESFET structures used in the simulation are shown in Fig. l(a) and 1 (b) . For both structures, the n-type channel beneath the gate is 0.2 pm thick and is uniformly doped with a concentration of 1 x lo1' cmP3. The gate length is 0.5 pm and both the source-gate and the gate-drain spacing are 1.5 pm. While Fig. l(a) Fig. l(a) , the threshold voltage is about -2.5 V and for the devices with different N+-gate spacing shown in Fig. l(b) , the threshold voltage is about or less than -2.5 V, depending on the spacing length. The threshold voltage for devices with shorter N+-gate spacing is more negative due to the short channel effect [8] .
The EL2 concentration N E L~ and the shallow-acceptor concentration N , in the semi-insulating substrate beneath the channel layer are chosen to be 1 x 10l6 and 1 x 1015 ~m -~, respectively. Both N E L~ and Ai, assumed in this study are typical values found in normal undoped LEC substrates [9] , [lo] . The total depth simulated is 1.2 pm which is deep enough to encompass all physical phenomena.
B . Models
For the transient simulation, a two-dimensional, two-carrier device simulation program based on the drift-diffusion formulation was developed. The emission and capture of free carriers for deep traps (EL2) in the substrate followed the ShockleyRead-Hall model [ l l ] . The energy difference between the conduction band edge and the EL2 level was assumed to be 0.69 eV at room temperature [12] . The electron and the hole capture cross sections were 3 . 5 6 8 3~ and 1 x cm2, respectively [13] . The work function difference of the gate metal-semiconductor contact is assumed to be 0.8 eV. Current transport across the Schottky-barrier junction is described by the thermionic emission-diffusion theory.
The surface model used in this study was based on Spicer's unified defect model [14] . Two surface deep states were The areal density of the surface atoms of [loo] GaAs is of the order of 10l5 cmP2. For an n-type semiconductor with a doping concentration of 1 x 1017 -5 x lo1' cmp3, a surface state density of greater than 2x 10l2 cmP2 is required to pin the surface Fermi level at the position of the defect states [ 161. In this study, different surface state densities varied from 2 x 1013 to 1 x lo1' cm-2. uniformly distributed along the surface of the access region between the ohmic contacts and the gate contact, were assumed. At thermal equilibrium, the surface Fermi level in the ungated region is calculated to be pinned by the surface Device structure used in the study. For the device structure shown states at 0.7 eV below the conduction band edge, which agrees with the measured result. The electron and the hole emission rates for surface traps are two important physical parameters determining the charge trapping and detrapping rates for surface traps. From the conductance DLTS experiments on MESFET's performed by Zylbersztejn et al. [SI and Blight et al. [7] , a large hole trap peak with an emission rate of about 100 sC1 appears around room temperature. From another conductance DLTS experiments by Harrang et al. [17] , with the rate window vaned from 8.656 ms to 0.4431 s, a large peak corresponding in sign to "hole-trap-like'' also appears at around room temperature. Therefore, it is reasonable to assume the electron and the hole emission rates for acceptortype surface states, i.e., epS,A and e,s,.A, to be 100 sP1 at room temperature. We also assumed that the electron and the hole capture cross sections for the donor-type surface state were the same as those for the acceptor-type surface states, i.e., PpS,D = f f p S , i l and 0 n S . D = OnS,A.
According to the Shockley-Read-Hall model, the rate equations for surface acceptor and donor traps can be expressed as where N T S . ,~ and N+&, denotes the total and the occupied acceptor-type surface state densities, respectively. The c p s ,~ and the c,s.,4, respectively, are the hole and the electron capture rates by the acceptor-type surface traps. The e p S , A and the e,~,.4, respectively, are the hole and the electron emission rates for the acceptor-type surface traps. The symbols used in (2) have similar meanings as those used in ( and the normal electrical field due to the surface charge can be described by
where 7i denotes the unit vector normal to the surface and E is the GaAs permittivity.
ANALYSIS OF GATE LAG PHENOMENON
In this simulation, the source voltage and the drain voltage were fixed at 0 V and 2 V, respectively, and a square voltage pulse is applied to the gate contact at T = 0 s. The added voltage pulse has a width of 250 ms and has 1 ns rising and falling times. In our calculation, a constant time step, AT = O.Ol/\VGl ns, is used during the rising and the falling of gate voltage and a time-step selection scheme is adopted to reduce the total step number when the gate voltage is constant. Before the application of the gate voltage pulse, the device was at a steady state with an initial gate voltage. At T = 0 s, the voltage pulse is applied to change the gate voltage from the initial value to 0 V during 1 ns, and at T = 230 ms, the gate voltage is changed back to the initial voltage again during 1 ns. Fig. l(a) . The surface states are assumed to be uniformly distributed with a density of 1014 cm-' along the top surface of the ungated access region. The initial gate voltage is -2.5 V. From the results, we found that immediately after gate voltage rising, the drain current is 0.8424 A/cm and is only partially on. The drain current is less than the steadystate drain current of 1.36 A/cm at VG = 0. The drain current then gradually increases with time. The response time to reach a steady value is about 121 ms and the calculated gate lag percentage is about 36%. These results agree with the typical measured results for conventional MESFET's [ 11, [2] . At the falling edge of the gate voltage pulse, the drain current also does not return to the steady-state value immediately but falls to a value of 0.1223 A/cm before it slowly returns to zero. Comparing the current lag phenomena at the rising edge and the falling edge of the gate voltage pulse, the gate lag is clearly worse when the FET is turned on (from -2.5 V to 0 V) than when the FET is turned off (0 V to -2.5 V). This is consistent with the reported measured results [l] .
The transient phenomenon can be best understood from the slow response of the surface traps and the bulk traps. In our calculation, we find the ionized donor-type surface trap Fig. 3(a) and 3(b) , respectively. From Fig. 3(a) , we can see that the negative surface charge density near the gate edge immediately after the gate voltage rises is about twofold higher than the value at steady state. The distribution of the surface potential, shown in Fig. 3(b) , is consistent with the negative surface charge distribution shown in Fig. 3(a) . Because of the surface states, a potential barrier exists at the surface. But because of the slow response of the surface states, the magnitude of the potential barrier and the population of the surface states can not follow the fast changes of the gate voltage. At the ungated surface near the gate edge the magnitude of the surface potential immediately after the rising of the gate voltage is much higher than that of the steady-state value.
The surface profiles for negative surface charge density and surface potential immediately after the gate voltage falls and at steady state (VG = -2.5 V) are shown in Fig. 4(a) and 4(b) .
From Fig. 4(a) , the negative surface charge density near the gate edge immediately after the gate voltage falls is twofold lower than that at steady state. Because of this, the magnitude of the surface potential immediately after drain voltage falls is lower than that at steady state. The situation, similar to what we have seen in Fig. 3 , is again due to the slow response of the surface states.
To clearly see the effect of the slow response of the surface states and the bulk traps on the behaviors of the depletion widths at the ungated access region and at the , which is at the steady-state "on" condition, we can see the depletion region under the free surface is wider immediately after the gate voltage rises. But from the distributions of free electron concentrations below the channel-substrate interface, the total space charge is about the same for both cases, which implies that the depletion widths at channel-substrate interface are approximately equal. In other words, the bulk traps located at the channel-substrate interface contribute very little to the gate lag process. Because of a wider surface depletion region immediately after the gate is turned on, the parasitic resistance's, Rs and RD, between the ohmic contacts and the Schottky contact are larger and the drain current is lower. As the surface states gradually reach steady state, Rs and RD slowly decrease and the drain current recovers, resulting in the current lag phenomenon. Fig. 5 (c) and 5(d) are the contour plots of free electron concentration right after the falling of the gate voltage and when the device is at the steady-state "off' condition. Again, we can see that the surface effect is much stronger than the bulk trapping effect. The surface depletion region is clearly narrower immediately after the gate is turned off than that at the steady "off" state. Because the gate is very small, the surface depletion can influence the channel charge under the gate. At the steady "off' state, the channel is pinched off. But during the transient state, the reduced surface depletion causes residual channel current flow. So the drain current does not go completely off when the gate is suddenly turned off. Based on the analysis presented above, the gate lag phenomenon is caused by changes in the population of surface states at the ungated access regions of the device, resulting in time-dependent modulation of the surface depletion layer and the drain current. Our analysis supports Blight's explanation for the conductance transient of a GaAs MESFET following a long positive filling pulse to the gate (Fig. 6 and 7 in [71) .
1v. EXPLANATION OF ANOMALOUS HOLE-TRAP-LIKE SIGNAL IN DLTS MEASUREMENTS
Conductance DLTS measures small transient changes in the source-drain resistance of a MESFET operating in the linear region of its I-V curve as carriers are emitted from traps after they are filled by a filling gate pulse. It is commonly observed that in short-gate devices, the conductance DLTS spectra show a signal corresponding to a very large concentration of hole traps [5] . These observations are usually attributed to hole trapping at the active layer-substrate interface. However, Blight et al. presented a different explanation that, whereas a true DLTS signal arises from the re-emission, following a filling pulse, of charges trapped during the pulse, that anomalous "hole-trap'' signal arises from the re-injection, after the pulse, of electrons into surface states that had emptied during the pulse [7] . He believed the hole-trap signal is a purely electronic phenomenon, and does not require generation of holes to explain it. However, Harrang et al. had done the conductance DLTS experiment under light exposure and suggested that the thermally activated surface-conductance channel might be due to hole conduction [17] . So, there still exists a controversy as to whether the hole or the electron conduction contribute to the hole trap-like signal. The principle of conductance DLTS techniques is basically very similar to our theoretical approach for studying the gate lag effect. except in our simulation, the MESFET is biased in the saturation region with a constant voltage, while in real conductance DLTS measurements, the drain is operated at a small constant current and the MESFET is always biased in the linear region. Despite the difference between the real conductance DLTS measurement and our simulation, the simulation approach is able to emulate the carrier emission and the capture processes through the deep level traps during DLTS measurements. The transient decrease of drain conductance (i.e., increase of drain resistance) in DLTS measurements just corresponds to the simulated transient decrease of the drain current after the gate voltage falls, as shown in Fig. 2 .
The time-dependent net surface recombination rates for holes and electrons, R,s -G,s and R,,s -G l l ,~, through surface traps at a position of 0.2 pm at the source side near the gate edge are monitored and plotted in Fig. 6 . Initially, the device is at steady state and the net surface recombination rates for holes and electrons are negative and
Immediately after the rising of the gate voltage from -2.5 V to 0 V. the hole surface recombination rate, RPs, exceeds its emission rate G,s, and the net recombination rate for holes becomes positive and is 4.73 x lo1' cm-'.s-l (at the end of the 1 ns rise time). After the gate voltage rises, Rps -G,s first continues to rise to a maximum value of 8.44 x steady value of -2.59 x lo1? cmP2 .s P1 at about 7' = 100 ms, at which time R,s -G,s and RILs -G I I s become equal again.
It is noticed that during the 250-ms carrier filling pulse. the cm-2 .s -1 , then becomes negative and finally approaches a cmP2 .s -' ), i.e., the generation rate, G,s -Rps, becomes larger. As time proceeds, the drain current approaches its steady value (as shown in Fig. 2) , and the net surface generation rate for holes is reduced and approaches the surface generation rate for electrons with a response time of about 150 ms. From Fig. 6 , after the gate voltage falls to -2.5 V, R,s -G,s < R,s -G,s. So the negative surface charge density at the ungated surface region and thus the source-drain resistance increases with time.
An increasing source-drain resistance just corresponds to the hole emission process measured by the conductance DLTS method. At all time, the net recombination rate for electrons, Rrls -G,,s. remains negative and approximately constant, i.e., no matter when the gate voltage rises or falls, the electrons are emitted from surface traps. From our simulated transient behaviors for DLTS measurement, we can find that the hole capture is the dominant process during the 250-ms long filling pulse and the hole emission is dominant after the filling pulse. We can conclude that in conductance DLTS measurement on MESFET's, the hole-trap-like signal (the transient decrease in drain conductance corresponds to the transient current reduction after the gate voltage falls, as shown in Fig. 2 ) , following a positive filling pulse, is primarily caused by the re-emission of holes trapped during the positive filling pulse. Our results support the explanation by Harrang et al.. Further explanation of the hole-trap-like signal will be reported elsewhere in the future.
v. GATE VOLTAGE AND DEVICE PARAMETERS DEPENDENCE
A. Gute Voltage Dependence
It has been found that the gate lag percentage increases with the magnitude of the gate voltage pulse 111. We have studied To explain the dependence of the gate lag on pulse magnitude, the surface profiles for steady-state negative surface charge density at different gate voltages are shown in Fig. 8 . For more negative gate voltages, the negative surface charge density at the ungated recess region near the gate edge is higher. Since at transient, the surface charge density changes between the values corresponding to the "low" state and the "high" state of the simulated FET, a larger change caused by a higher gate pulse gives rise to a stronger gate lag effect.
B . Different N+-Gate Spacing
Yeats et al. found that for nonrecessed FET's, the gate lag effect depends on the spacing between the N+ region and the gate. The effect is large unless the N+-gate spacing is 0.5 pm or less. To confirm their results, we have simulated and compared devices with different N+-gate spacings. The gate pulse used here is the same as before with a height of 2.5 V. The 
C. Different Surface State Densities
According to reported experimental results, the gate lag effect and the frequency-dispersive transconductance seem somewhat sensitive to surface cleaning and passivation conditions [ 11, [2], [ 6 ] . Different surface passivation and cleaning condition can result in different surface state density. It is therefore worthwhile to study the dependence of the gate lag phenomenon on the surface state density. Devices with five surface state densities (NTs,A = NTs,D = 2 x 6 x 8 x 10l3 and 1 x 1014 cm-') have been simulated. 2 x 1013 cm-*, the gate lag percentage and the lag time are only 4% and 17.3 ms, respectively. Both the lag parameters are approximately proportional to the surface state density. Fig. 1 l(a) and 1 l(b) , respectively, show the surface profiles of surface charge density at VG = -2.5 and 0 V. Comparing devices with different surface state densities, we can see that the difference between the density profiles at Lk = -2.5 V and 0 V is more pronounced with a higher surface state density. This explains why the gate lag phenomenon is more serious for devices with worse surface cleaning and passivation conditions.
VI. CONCLUSION
A transient simulation of the gate lag phenomenon in GaAs MESFET's has been performed. It is found that the slow access region are responsible for the gate lag effect. The bulk traps located at the channel-substrate interface have little effect on the transient process. The anomalous "hole-trap-like'' signal for a MESFET in conductance DLTS measurement can be well explained by the re-emission of holes, which are captured during the positive filling pulse. The gate lag phenomenon is more pronounced when the magnitude of pulse increases. This is explained by the increased modulation of surface charge density at ungated access region near the gate edge. With extended N+ region close to the gate, both the lag percentage and the lag time are reduced. This is because the modulation of the surface depletion region is less effective with the presence of the Nf region. Both the lag percentage and the lag time are approximately proportional to the total surface state density. A good surface cleaning and passivation, which reduces the surface state density, should efficiently degrade the gate lag phenomenon and improve the device performance.
